

VERSION WITH MARKINGS TO SHOW CHANGES MADE

- 1 31. An apparatus, comprising:
  - 2 a memory unit;
  - 3 a memory-sensing device coupled with said memory unit;
  - 4 a request queue coupled with said memory sensing device to receive more
  - 5 than one request to sense data in said memory unit; and
  - 6 an arbiter coupled with said memory sensing device to determine the sequence
  - 7 to return the data in response to the more than one request.
  
- 1 32. The apparatus of claim 31, further comprising a response queue coupled with said
- 2 memory sensing device to store the data.
  
- 1 33. The apparatus of claim 31, wherein said memory unit comprises a first partition and a
- 2 second partition; and said memory-sensing device comprises redundant circuitry
- 3 coupled with said memory unit to sense data in the first partition and the second
- 4 partition substantially simultaneously.
  
- 1 34. The apparatus of claim 31, wherein said request queue comprises memory to store the
- 2 more than one request.
  
- 1 35. The apparatus of claim 31, wherein said arbiter comprises a response arbiter coupled
- 2 with said memory sensing device to determine a response to the more than one
- 3 request.
  
- 1 36. The apparatus of claim 35, wherein the response arbiter comprises a priority
- 2 determiner to determine a priority of the response to the more than one request.

1 37. The apparatus of claim 31, wherein said arbiter comprises a request arbiter coupled  
2 with said request queue to determine a priority to sense data in response to the more  
3 than one request.

1 38. A system, comprising:  
2           a memory unit;  
3           a memory-sensing device coupled with said memory unit;  
4           a request queue coupled with said memory sensing device to receive more  
5           than one request to sense data in said memory unit; and  
6           an arbiter coupled with said memory sensing device to determine the sequence  
7           to return the data in response to the more than one request; and  
8           a processor coupled with said request queue to initiate a first request of the  
9           more than one request.

1 39. The system of claim 38, further comprising a memory controller coupled between  
2           said request queue and said processor.

1 40. The system of claim 38, further comprising an input-output device.


**CONCLUSION**

For the aforementioned reasons, Applicant submits that claims 31-40 should be entered and are in condition for allowance. Indication of the same is respectfully requested. If Examiner has any questions concerning this application, Applicant requests Examiner to telephone the undersigned at the telephone number shown below.

Please charge any additional fees or credit any overpayment to Deposit Account No. 02-2666.

Respectfully submitted,

Date: January 7, 2002

  
Jeffrey S. Schubert  
Reg. No. 43,098

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP  
12400 Wilshire Boulevard  
Seventh Floor  
Los Angeles, California 90025-1026  
512.330.0844 (Telephone)